MCP.so
Sign In
V

Verilog MCP Server

@kaiwenyu147369

Basic information

Category

Developer Tools

Transports

stdio

Author

kaiwenyu147369

Submitted by

Kaiwen Yu

About Verilog MCP Server

Generate Verilog testbenches, lint RTL code (7 rules), and scaffold UVM verification environments — directly inside Claude Code via MCP.

#verilog#systemverilog#chip-design#eda#uvm#mcp#claude-code#hardware

Verilog MCP Server config

Add this server to your MCP-compatible client using the configuration below.

{
  "mcpServers": {
    "verilog-mcp-server": {
      "command": "python",
      "args": [
        "server.py"
      ]
    }
  }
}

Verilog MCP Server tools

Tool list not available yet

This listing does not currently have a tool list to display. This does not mean the server has no tools; check its documentation for supported capabilities.

We auto-extract tools from the README. The maintainer can list them under a ## Tools heading to populate this section.

Overview

What is Verilog MCP Server?

Verilog MCP Server is an MCP (Model Context Protocol) server that provides three tools for Verilog hardware design and verification: testbench generation, static lint checking, and UVM environment generation. It is

Comments

More Developer Tools MCP servers