Generate Verilog testbenches, lint RTL code (7 rules), and scaffold UVM verification environments — directly inside Claude Code via MCP.
Server Config
{
"mcpServers": {
"verilog-mcp-server": {
"command": "python",
"args": [
"server.py"
]
}
}
}